

6800 instruction set (6800 assembler)

Alphabet listing of instructions

ABA	BGE	BPL	CLV	INC	NEG	SBA	SWI
ADC	BGT	BRA	CMP	INS	NOP	SBC	TAB
ADD	BHI	BSR	COM	INX	ORA	SEC	TAP
AND	BIT	BVC	CPX	JMP	PSH	SEI	TBA
ASL	BLE	BVS	DAA	JSR	PUL	SEV	TPA
ASR	BLS	CBA	DEC	LDA	ROL	STA	TSX
BCC	BLT	CLC	DES	LDS	ROR	STS	TXS
BCS	BMI	CLI	DEX	LDX	RTI	STX	WAI
BEQ	BNE	CLR	EOR	LSR	RTS		

Decoding table

MSB \ LSB	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		NOP (INH)					TAP (INH)	TPA (INH)	INX (INH)	DEX (INH)	CLV (INH)	SEV (INH)	CLC (INH)	SEC (INH)	CLI (INH)	SEI (INH)
1	SBA (INH)	CBA (INH)					TAB (INH)	TBA (INH)		DAA (INH)		ABA (ACC)				
2	BRA (REL)		BHI (REL)	BLS (REL)	BCC (REL)	BCS (REL)	BNE (REL)	BEQ (REL)	BVC (REL)	BVS (REL)	BPL (REL)	BMI (REL)	BGE (REL)	BLT (REL)	BGT (REL)	BLE (REL)
3	TSX (INH)	INS (INH)	PUL A (ACC)	PUL B (ACC)	DES (INH)	TXS (INH)	PSH A (ACC)	PSH B (ACC)		RTS (INH)		RTI (INH)			WAI (INH)	SWI (INH)
4	NEG A (ACC)			COM A (ACC)	LSR A (ACC)		ROR A (ACC)	ASR A (ACC)	ASL A (ACC)	ROL A (ACC)	DEC A (ACC)		INC A (ACC)	TST A (ACC)		CLR A (ACC)
5	NEG B (ACC)			COM B (ACC)	LSR B (ACC)		ROR B (ACC)	ASR B (ACC)	ASL B (ACC)	ROL B (ACC)	DEC B (ACC)		INC B (ACC)	TST B (ACC)		CLR B (ACC)
6	NEG (IDX)			COM (IDX)	LSR (IDX)		ROR (IDX)	ASR (IDX)	ASL (IDX)	ROL (IDX)	DEC (IDX)		INC (IDX)	TST (IDX)	JMP (IDX)	CLR (IDX)
7	NEG (EXT)			COM (EXT)	LSR (EXT)		ROR (EXT)	ASR (EXT)	ASL (EXT)	ROL (EXT)	DEC (EXT)		INC (EXT)	TST (EXT)	JMP (EXT)	CLR (EXT)
8	SUB A (IMM)	CMP A (IMM)	SBC A (IMM)		AND A (IMM)	BIT A (IMM)	LDA A (IMM)		EOR A (IMM)	ADC A (IMM)	ORA A (IMM)	ADD A (IMM)	CPX A (IMM)	BSR (REL)	LDS (IMM)	
9	SUB A (DIR)	CMP A (DIR)	SBC A (DIR)		AND A (DIR)	BIT A (DIR)	LDA A (DIR)	STA A (DIR)	EOR A (DIR)	ADC A (DIR)	ORA A (DIR)	ADD A (DIR)	CPX A (DIR)		LDS (DIR)	STS (DIR)
A	SUB A (IDX)	CMP A (IDX)	SBC A (IDX)		AND A (IDX)	BIT A (IDX)	LDA A (IDX)	STA A (IDX)	EOR A (IDX)	ADC A (IDX)	ORA A (IDX)	ADD A (IDX)	CPX A (IDX)	JSR (IDX)	LDS (IDX)	STS (IDX)
B	SUB A (EXT)	CMP A (EXT)	SBC A (EXT)		AND A (EXT)	BIT A (EXT)	LDA A (EXT)	STA A (EXT)	EOR A (EXT)	ADC A (EXT)	ORA A (EXT)	ADD A (EXT)	CPX A (EXT)	JSR (EXT)	LDS (EXT)	STS (EXT)
C	SUB B (IMM)	CMP B (IMM)	SBC B (IMM)		AND B (IMM)	BIT B (IMM)	LDA B (IMM)		EOR B (IMM)	ADC B (IMM)	ORA B (IMM)	ADD B (IMM)			LDX (IMM)	
D	SUB B (DIR)	CMP B (DIR)	SBC B (DIR)		AND B (DIR)	BIT B (DIR)	LDA B (DIR)	STA B (DIR)	EOR B (DIR)	ADC B (DIR)	ORA B (DIR)	ADD B (DIR)			LDX (DIR)	STX (DIR)
E	SUB B (IDX)	CMP B (IDX)	SBC B (IDX)		AND B (IDX)	BIT B (IDX)	LDA B (IDX)	STA B (IDX)	EOR B (IDX)	ADC B (IDX)	ORA B (IDX)	ADD B (IDX)			LDX (IDX)	STX (IDX)
F	SUB B (EXT)	CMP B (EXT)	SBC B (EXT)		AND B (EXT)	BIT B (EXT)	LDA B (EXT)	STA B (EXT)	EOR B (EXT)	ADC B (EXT)	ORA B (EXT)	ADD B (EXT)			LDX (EXT)	STX (EXT)

Abbreviations:

6800 Addressing modes:

ACC - Accumulator

In accumulator addressing, either accumulator A or accumulator B is specified. These are 1- byte instructions.

Ex: ABA adds the contents of accumulators and stores the result in accumulator A

IMM - Immediate

In immediate addressing, operand is located immediately after the opcode in the second byte of the instruction in program memory (except LDS and LDX where the operand is in the second and third bytes of the instruction). These are 2-byte or 3-byte instructions.

Ex: LDAA #\$25 loads the number (25)_H into accumulator A

DIR - Direct

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes of the memory, i.e, locations 0 through 255. Enhanced execution times are achieved by storing data in these locations. These are 2-byte instructions.

Ex: LDAA \$25 loads the contents of the memory address (25)_H into accumulator A

EXT - Extended

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand.

The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in the memory. These are 3-byte instructions.

Ex: LDAA \$1000 loads the contents of the memory address (1000)_H into accumulator A

IDX - Indexed

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are 2-byte instructions.

Ex: LDX #\$1000 or LDAA \$10,X

Initially, LDX #\$1000 instruction loads 1000_H to the index register (X) using immediate addressing. Then LDAA \$10,X instruction, using indexed addressing, loads the contents of memory address (10)_H + X = 1010_H into accumulator A.

INH - Implied (Inherent)

In the implied addressing mode, the instruction gives the address inherently (i.e, stack pointer, index register, etc.). Inherent instructions are used when no operands need to be fetched. These are 1 byte instructions.

Ex: INX increases the contents of the Index register by one. The address information is "inherent" in the instruction itself.

INCA increases the contents of the accumulator A by one.

DEC B decreases the contents of the accumulator B by one.

REL - Relative

The relative addressing mode is used with most of the branching instructions on the 6802 microprocessor. The first byte of the instruction is the opcode. The second byte of the instruction is called the *offset*. The offset is interpreted as a *signed 7-bit number*. If the MSB (most significant bit) of the offset is 0, the number is positive, which indicates a forward branch. If the MSB of the offset is 1, the number is negative, which indicates a backward branch. This allows the user to address data in a range of -126 to +129 bytes of the present instruction. These are 2-byte instructions.

Ex:

PC	Hex	Label	Instruction
0009	2004		BRA 0FH

The registers:

A,B	Accumulator
X	Index register
PC	Program Counter
SP	Stack Pointer
SR	Status register

Statuses shown:

C	Carry status
Z	Zero status
S	Sign status
O	Overflow status
I	Interrupt Mask status
Ac	Auxiliary Carry status

Symbols in the STATUSES column:

(blank)	operation does not affect status
x	operation affects status
0	flag is cleared by the operation
1	flag is set by the operation

data8 8-bit immediate data

data16 16-bit immediate data

addr8 8-bit direct address

addr16 16-bit extended address

disp 8-bit signed address displacement

(HI) bits 15-8 from 16bit value

(LO) bits 7-0 from 16bit value

[...] content of ...

[...]] implied addressing (content of [content of [...]])

^ Logical AND

v Logical OR

v Logical Exclusive-OR

← Data is transferred in the direction of the arrow

CLV	CLV	INH	1	\$0A	2	-	-	-	0	-	O \leftarrow 0	Clear the Overflow flag
CMP	CMP A #data8	IMM	2	\$81	2	x	x	x	x	-	[A] - data8	Compare the contents of Memory and Accumulator. Only the Status register is affected.
	CMP A addr8	DIR	2	\$91	3						[A] - [addr8]	
	CMP A data8,X	IDX	2	\$A1	5						[A] - [data8 + [X]]	
	CMP A addr16	EXT	3	\$B1	4						[A] - [addr16]	
	CMP B #data8	IMM	2	\$C1	2						[B] - data8	
	CMP B addr8	DIR	2	\$D1	3						[B] - [addr8]	
	CMP B data8,X	IDX	2	\$E1	5						[B] - [data8 + [X]]	
	CMP B addr16	EXT	3	\$F1	4						[B] - [addr16]	
COM	COM A	ACC	1	\$43	2	1	x	x	0	-	[A] \leftarrow \$FF - [A]	Complement the Accumulator
	COM B	ACC	1	\$53	2						[B] \leftarrow \$FF - [B]	
	COM data8,X	IDX	2	\$63	7						[data8 + [X]] \leftarrow \$FF - [data8 + [X]]	Complement the Memory Location
	COM addr16	EXT	3	\$73	6						[addr16] \leftarrow \$FF - [addr16]	
CPX	CPX addr8	DIR	2	\$9C	4	-	x	x	x	-	[X(HI)] - [addr8], [X(LO)] - [addr8 + 1]	Compare the contents of Memory to the Index Register X
	CPX data8,X	IDX	2	\$AC	6						[X(HI)] - [data8 + [X]], [X(LO)] - [data8 + [X] + 1]	
	CPX #data16	IMM	3	\$8C	3						[X(HI)] - data16(HI), [X(LO)] - data16(LO)	
	CPX addr16	EXT	3	\$BC	5						[X(HI)] - [addr16(HI)], [X(LO)] - [addr16(LO)]	
DAA	DAA	INH	1	\$19	2	x	x	x	x	-	-	Decimal Adjust Accumulator A
DEC	DEC A	ACC	1	\$4A	2	-	x	x	x	-	[A] \leftarrow [A] - 1	Decrement the Accumulator
	DEC B	ACC	1	\$5A	2						[B] \leftarrow [B] - 1	
	DEC data8,X	IDX	2	\$6A	7						[data8 + [X]] \leftarrow [data8 + [X]] - 1	Decrement the Memory Location
	DEC addr16	EXT	3	\$7A	6						[addr16] \leftarrow [addr16] - 1	
DES	DES	INH	1	\$34	4	-	-	-	-	-	[SP] \leftarrow [SP] - 1	Decrement the Stack Pointer
DEX	DEX	INH	1	\$09	4	-	x	-	-	-	[X] \leftarrow [X] - 1	Decrement the Index Register X
EOR	EOR A #data8	IMM	2	\$88	2	-	x	x	0	-	[A] \leftarrow [A] \vee data8	Memory contents EXLCLUSIVE OR the Accumulator
	EOR A addr8	DIR	2	\$98	3						[A] \leftarrow [A] \vee [addr8]	
	EOR A data8,X	IDX	2	\$A8	5						[A] \leftarrow [A] \vee [data8 + [X]]	
	EOR A addr16	EXT	3	\$B8	4						[A] \leftarrow [A] \vee [addr16]	
	EOR B #data8	IMM	2	\$C8	2						[B] \leftarrow [B] \vee data8	
	EOR B addr8	DIR	2	\$D8	3						[B] \leftarrow [B] \vee [addr8]	
	EOR B data8,X	IDX	2	\$E8	5						[B] \leftarrow [B] \vee [data8 + [X]]	
	EOR B addr16	EXT	3	\$F8	4						[B] \leftarrow [B] \vee [addr16]	
INC	INC A	ACC	1	\$4C	2	-	x	x	x	-	[A] \leftarrow [A] + 1	Increment the Accumulator
	INC B	ACC	1	\$5C	2						[B] \leftarrow [B] + 1	
	INC data8,X	IDX	2	\$6C	7						[data8 + [X]] \leftarrow [data8 + [X]] + 1	Increment the Memory Location
	INC addr16	EXT	3	\$7C	6						[addr16] \leftarrow [addr16] + 1	
INS	INS	INH	1	\$31	4	-	-	-	-	-	[SP] \leftarrow [SP] + 1	Increment the Stack Pointer
INX	INX	INH	1	\$08	4	-	x	-	-	-	[X] \leftarrow [X] + 1	Increment the Index Register X
JMP	JMP data8,X	IDX	2	\$6E	4	-	-	-	-	-	[PC] \leftarrow data8 + [X]	Jump
	JMP addr16	EXT	3	\$7E	3						[PC] \leftarrow addr16	
JSR	JSR data8,X	IDX	2	\$AD	8	-	-	-	-	-	[[SP]] \leftarrow [PC(LO)], [[SP] - 1] \leftarrow [PC(HI)], [SP] \leftarrow [SP] - 2, [PC] \leftarrow data8 + [X]	Jump to Subroutine
	JSR addr16	EXT	3	\$BD	9						[[SP]] \leftarrow [PC(LO)], [[SP] - 1] \leftarrow [PC(HI)], [SP] \leftarrow [SP] - 2, [PC] \leftarrow addr16	
LDA	LDA A #data8	IMM	2	\$86	2	-	x	x	0	-	[A] \leftarrow data8	Load Accumulator from Memory
	LDA A addr8	DIR	2	\$96	3						[A] \leftarrow [addr8]	
	LDA A data8,X	IDX	2	\$A6	5						[A] \leftarrow [data8 + [X]]	
	LDA A addr16	EXT	3	\$B6	4						[A] \leftarrow [addr16]	
	LDA B #data8	IMM	2	\$C6	2						[B] \leftarrow data8	
	LDA B addr8	DIR	2	\$D6	3						[B] \leftarrow [addr8]	
	LDA B data8,X	IDX	2	\$E6	5						[B] \leftarrow [data8 + [X]]	
	LDA B addr16	EXT	3	\$F6	4						[B] \leftarrow [addr16]	
LDS	LDS addr8	DIR	2	\$9E	4	-	x	x	0	-	[SP(HI)] \leftarrow [addr8], [SP(LO)] \leftarrow [addr8 + 1]	Load the Stack Pointer
	LDS data8,X	IDX	2	\$AE	6						[SP(HI)] \leftarrow [data8 + [X]], [SP(LO)] \leftarrow [data8 + [X] + 1]	
	LDS #data16	IMM	3	\$8E	3						[SP(HI)] \leftarrow data16(HI), [SP(LO)] \leftarrow data16(LO)	
	LDS addr16	EXT	3	\$BE	5						[SP(HI)] \leftarrow [addr16(HI)], [SP(LO)] \leftarrow [addr16(LO)]	
LDX	LDX addr8	DIR	2	\$DE	4	-	x	x	0	-	[X(HI)] \leftarrow [addr8], [X(LO)] \leftarrow [addr8 + 1]	Load the Index Register
	LDX data8,X	IDX	2	\$EE	6						[X(HI)] \leftarrow [data8 + [X]], [X(LO)] \leftarrow [data8 + [X] + 1]	
	LDX #data16	IMM	3	\$CE	3						[X(HI)] \leftarrow data16(HI), [X(LO)] \leftarrow data16(LO)	
	LDX addr16	EXT	3	\$FE	5						[X(HI)] \leftarrow [addr16(HI)], [X(LO)] \leftarrow [addr16(LO)]	
LSR	LSR A	ACC	1	\$44	2	x	x	0	x	-	0 \rightarrow 7 6 5 4 3 2 1 0 \rightarrow C	Logical Shift Right. Bit 7 is set to 0. (dividing by two)
	LSR B	ACC	1	\$54	2						-	
	LSR data8,X	IDX	2	\$64	7						-	
	LSR addr16	EXT	3	\$74	6						-	
NEG	NEG A	ACC	1	\$40	2	x	x	x	x	-	[A] \leftarrow 0 - [A]	Negate the Accumulator
	NEG B	ACC	1	\$50	2						[B] \leftarrow 0 - [B]	
	NEG data8,X	IDX	2	\$60	7						[data8 + [X]] \leftarrow 0 - [data8 + [X]]	Negate the Memory Location
	NEG addr16	EXT	3	\$70	6						[addr16] \leftarrow 0 - [addr16]	
NOP	NOP	INH	1	\$01	2	-	-	-	-	-	-	No Operation
ORA	ORA A #data8	IMM	2	\$8A	2	-	x	x	0	-	[A] \leftarrow [A] v data8	OR the Accumulator

	ORA A addr8	DIR	2	\$9A	3								[A] \leftarrow [A] v [addr8]									
	ORA A data8,X	IDX	2	\$AA	5								[A] \leftarrow [A] v [data8 + [X]]									
	ORA A addr16	EXT	3	\$BA	4								[A] \leftarrow [A] v [addr16]									
	ORA B #data8	IMM	2	\$CA	2								[B] \leftarrow [B] v data8									
	ORA B addr8	DIR	2	\$DA	3								[B] \leftarrow [B] v [addr8]									
	ORA B data8,X	IDX	2	\$EA	5								[B] \leftarrow [B] v [data8 + [X]]									
	ORA B addr16	EXT	3	\$FA	4								[B] \leftarrow [B] v [addr16]									
PSH	PSH A	ACC	1	\$36	4								[[SP]] \leftarrow [A], [SP] \leftarrow [SP] - 1									
	PSH B	ACC	1	\$37	4	-	-	-	-	-			[[SP]] \leftarrow [B], [SP] \leftarrow [SP] - 1	Push Accumulator onto the Stack								
PUL	PUL A	ACC	1	\$32	4								[SP] \leftarrow [SP] + 1, [A] \leftarrow [[SP]]									
	PUL B	ACC	1	\$33	4	-	-	-	-	-			[SP] \leftarrow [SP] + 1, [B] \leftarrow [[SP]]	Pull Data from Stack to Accumulator								
ROL	ROL A	ACC	1	\$49	2								C \leftarrow <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></table> \leftarrow C	7	6	5	4	3	2	1	0	
7	6	5	4	3	2	1	0															
ROL B	ACC	1	\$59	2	x	x	x	x	-				Rotate left through Carry.									
ROL data8,X	IDX	2	\$69	7																		
ROL addr16	EXT	3	\$79	6																		
ROR	ROR A	ACC	1	\$46	2								C \rightarrow <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></table> \rightarrow C	7	6	5	4	3	2	1	0	
7	6	5	4	3	2	1	0															
ROR B	ACC	1	\$56	2	x	x	x	x	-				Rotate right through Carry.									
ROR data8,X	IDX	2	\$66	7																		
ROR addr16	EXT	3	\$76	6																		
RTI	RTI	INH	1	\$3B	10	x	x	x	x	x			[SR] \leftarrow [[SP] + 1], [B] \leftarrow [[SP] + 2], [A] \leftarrow [[SP] + 3], [X(HI)] \leftarrow [[SP] + 4], [X(LO)] \leftarrow [[SP] + 5], [PC(HI)] \leftarrow [[SP] + 6], [PC(LO)] \leftarrow [[SP] + 7], [SP] \leftarrow [SP] + 7									
	RTS	RTS	INH	1	\$39	5	-	-	-	-	-		[PC(HI)] \leftarrow [[SP] + 1], [PC(LO)] \leftarrow [[SP] + 2], [SP] \leftarrow [SP] + 2	Return from subroutine. Pull PC from top of Stack and increment Stack Pointer.								
SBA	SBA	INH	1	\$10	2	x	x	x	x	-	-		[A] \leftarrow [A] - [B]	Subtract contents of Accumulator B from those of Accumulator A.								
SBC	SBC A #data8	IMM	2	\$82	2								[A] \leftarrow [A] - data8 - C									
	SBC A addr8	DIR	2	\$92	3	x	x	x	x	-			[A] \leftarrow [A] - [addr8] - C									
	SBC A data8,X	IDX	2	\$A2	5								[A] \leftarrow [A] - [data8 + [X]] - C									
	SBC A addr16	EXT	3	\$B2	4								[A] \leftarrow [A] - [addr16] - C									
	SBC B #data8	IMM	2	\$C2	2	x	x	x	x	-			[B] \leftarrow [B] - data8 - C									
	SBC B addr8	DIR	2	\$D2	3								[B] \leftarrow [B] - [addr8] - C									
	SBC B data8,X	IDX	2	\$E2	5								[B] \leftarrow [B] - [data8 + [X]] - C									
SEC	SEC	INH	1	\$0D	2	1	-	-	-	-	-		C \leftarrow 1	Set the Carry Flag								
	SEI	SEI	INH	1	\$0F	2	-	-	-	-	-	1	I \leftarrow 1	Set the Interrupt Flag to disable interrupts								
SEV	SEV	INH	1	\$0B	2	-	-	-	1	-	-		O \leftarrow 1	Set the Overflow Flag								
STA	STA A addr8	DIR	2	\$97	4								[addr8] \leftarrow [A]									
	STA A data8,X	IDX	2	\$A7	6	x	x	x	0	-			[data8 + [X]] \leftarrow [A]									
	STA A addr16	EXT	3	\$B7	5								[addr16] \leftarrow [A]									
	STA B addr8	DIR	2	\$D7	4								[addr8] \leftarrow [B]									
	STA B data8,X	IDX	2	\$E7	6								[data8 + [X]] \leftarrow [B]									
	STA B addr16	EXT	3	\$F7	5								[addr16] \leftarrow [B]									
STS	STS addr8	DIR	2	\$9F	5								[addr8] \leftarrow [SP(HI)], [addr8 + 1] \leftarrow [SP(LO)]									
	STS data8,X	IDX	2	\$AF	7	-	x	x	0	-	-		[data8 + [X]] \leftarrow [SP(HI)], [data8 + [X] + 1] \leftarrow [SP(LO)]	Store the Stack Pointer								
	STS addr16	EXT	3	\$BF	6								[addr16(HI)] \leftarrow [SP(HI)], [addr16(LO)] \leftarrow [SP(LO)]									
STX	STX addr8	DIR	2	\$DF	5								[addr8] \leftarrow [X(HI)], [addr8 + 1] \leftarrow [X(LO)]									
	STX data8,X	IDX	2	\$EF	7	-	x	x	0	-	-		[data8 + [X]] \leftarrow [X(HI)], [data8 + [X] + 1] \leftarrow [X(LO)]	Store the Index Register X								
	STX addr16	EXT	3	\$FF	6								[addr16(HI)] \leftarrow [X(HI)], [addr16(LO)] \leftarrow [X(LO)]									
SUB	SUB A #data8	IMM	2	\$80	2								[A] \leftarrow [A] - data8									
	SUB A addr8	DIR	2	\$90	3	x	x	x	x	-			[A] \leftarrow [A] - [addr8]									
	SUB A data8,X	IDX	2	\$A0	5								[A] \leftarrow [A] - [data8 + [X]]									
	SUB A addr16	EXT	3	\$B0	4	x	x	x	x	-			[A] \leftarrow [A] - [addr16]									
	SUB B #data8	IMM	2	\$C0	2								[B] \leftarrow [B] - data8									
	SUB B addr8	DIR	2	\$D0	3	x	x	x	x	-			[B] \leftarrow [B] - [addr8]									
	SUB B data8,X	IDX	2	\$E0	5								[B] \leftarrow [B] - [data8 + [X]]									
	SUB B addr16	EXT	3	\$F0	4	x	x	x	x	-			[B] \leftarrow [B] - [addr16]									
SWI	SWI	INH	1	\$3F	12	-	-	-	-	-	1		[[SP]] \leftarrow [PC(LO)], [[SP] - 1] \leftarrow [PC(HI)], [[SP] - 2] \leftarrow [X(LO)], [[SP] - 3] \leftarrow [X(HI)], [[SP] - 4] \leftarrow [A], [[SP] - 5] \leftarrow [B], [[SP] - 6] \leftarrow [SR], [SP] \leftarrow [SP] - 7, [PC(HI)] \leftarrow [\$FFFA], [PC(LO)] \leftarrow [\$FFFF]	Software Interrupt: push registers onto Stack, decrement Stack Pointer, and jump to interrupt subroutine.								
	TAB	TAB	INH	1	\$16	2	-	x	x	0	-	-	[B] \leftarrow [A]	Transfer A to B								
TAP	TAP	INH	1	\$06	2	x	x	x	x	x	-		[SR] \leftarrow [A]	Transfer A to Status Register								
TBA	TBA	INH	1	\$17	2	-	x	x	0	-	-		[A] \leftarrow [B]	Transfer B to A								
TPA	TPA	INH	1	\$07	2	-	-	-	-	-	-		[A] \leftarrow [SR]	Transfer Status Register to A								
TST	TST A	ACC	1	\$4D	2								[A] - 0									
	TST B	ACC	1	\$5D	2	0	x	x	0	-	-		[B] - 0	Test the Accumulator								
	TST data8,X	IDX	2	\$6D	7								[data8 + [X]] - 0									
	TST addr16	EXT	3	\$7D	6								[addr16] - 0	Test the Memory Location								
TSX	TSX	INH	1	\$30	4	-	-	-	-	-	-		[X] \leftarrow [SP] + 1	Move Stack Pointer contents to Index register and increment.								

TXS	TXS	<u>INH</u>	1	\$35	4	-	-	-	-	-	[SP] \leftarrow [X] - 1	Move Index register contents to Stack Pointer and decrement.	
WAI	WAI	<u>INH</u>	1	\$3E	9	-	-	-	-	-	1	[[SP]] \leftarrow [PC(LO)], [[SP] - 1] \leftarrow [PC(HI)], [[SP] - 2] \leftarrow [X(LO)], [[SP] - 3] \leftarrow [X(HI)], [[SP] - 4] \leftarrow [A], [[SP] - 5] \leftarrow [B], [[SP] - 6] \leftarrow [SR], [SP] \leftarrow [SP] - 7	Push registers onto Stack, decrement Stack Pointer, end wait for interrupt. If [I] = 1 when WAI is executed, a non-maskable interrupt is required to exit the Wait state. Otherwise, [I] \leftarrow 1 when the interrupt occurs.